Gabor Juhos
|
5dec87afef
|
ar71xx: fix ethernet device registration for QCA9558
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 34853
|
12 years ago |
|
Gabor Juhos
|
4085a5773d
|
ar71xx: fixup allowed PHY interface types for QCA9558
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 34851
|
12 years ago |
|
Gabor Juhos
|
f01a786825
|
ar71xx: don't assign any MII bus device on QCA9558 by default
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 34850
|
12 years ago |
|
Gabor Juhos
|
5ffc08e3dc
|
ar71xx: add a helper function for setting up ETH_CFG register on AR934x
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 33817
|
12 years ago |
|
Gabor Juhos
|
170cd7a19a
|
ar71xx: avoid possible NULL pointer dereference in ath79_init_{,local}_mac
SVN-Revision: 33575
|
12 years ago |
|
Gabor Juhos
|
94bac7366c
|
ar71xx: use dynamic clock dividers on the 2nd MDIO of AR934x
SVN-Revision: 33343
|
12 years ago |
|
Gabor Juhos
|
11c3392b7f
|
Revert "ar71xx: only allow RGMII mode on the 2nd ethernet MAC of the AR7240"
That was based on assumptions.
SVN-Revision: 33310
|
12 years ago |
|
Gabor Juhos
|
cca873e8e0
|
ar71xx: only allow RGMII mode on the 2nd ethernet MAC of the AR7240
Signed-off-by: Daniel Golle <dgolle@allnet.de>
SVN-Revision: 33280
|
12 years ago |
|
Gabor Juhos
|
d1b237b335
|
ar71xx: add initial support for the QCA955X SoCs
SVN-Revision: 32606
|
12 years ago |
|
Felix Fietkau
|
dc9675282e
|
ar71xx: add a helper function for setting up PHY4 swapping on ar933x
SVN-Revision: 32092
|
13 years ago |
|
Felix Fietkau
|
8039a1bbb2
|
ar71xx: fix MII clock settings for various chips, improves ethernet stability on AR934x
SVN-Revision: 31925
|
13 years ago |
|
Gabor Juhos
|
3e3a4d3d6b
|
ar71xx: allow to disable link polling on unused PHYs
SVN-Revision: 31533
|
13 years ago |
|
Gabor Juhos
|
e9b45ebaba
|
ar71xx: add AR934x specific interface speed setup for ge0
SVN-Revision: 31017
|
13 years ago |
|
Gabor Juhos
|
1c5ac02a29
|
ar71xx: reset the switch on AR934x before ethernet device registration
SVN-Revision: 30922
|
13 years ago |
|
Gabor Juhos
|
66df117d1b
|
ar71xx: use a dummy callback for interfaces with fixed speed
SVN-Revision: 30913
|
13 years ago |
|
Gabor Juhos
|
8b2b37ae58
|
ar71xx: merge ar934x_bo_ddr_flush patch
SVN-Revision: 30912
|
13 years ago |
|
Gabor Juhos
|
d72bde99cd
|
ar71xx: merge files-3.2 to files
SVN-Revision: 30405
|
13 years ago |
|
Gabor Juhos
|
af015f956c
|
ar71xx: add initial support for 3.2
Tested on the following boards:
ALFA AP96
TL-MR3220 v1
TL-WR1043ND v1
TL-WR2543ND v1
TL-WR703N v1
TL-WR741ND v1
TL-WR741ND v4
WNDR3700 v1
WZR-HP-G300NH
SVN-Revision: 29868
|
13 years ago |
|
Gabor Juhos
|
386cbfe45b
|
ar71xx: move arch specific files to files-2.6.39
SVN-Revision: 29867
|
13 years ago |
|
Gabor Juhos
|
e2a546d475
|
ar71xx: allow to attach the internal switch for AR934x
SVN-Revision: 29550
|
13 years ago |
|
Gabor Juhos
|
9ae65588d8
|
ar71xx: introduce ar71xx_switch_data
SVN-Revision: 29549
|
13 years ago |
|
Gabor Juhos
|
0103069372
|
ar71xx: allow to pass negative offset values for ar71xx_init_mac
SVN-Revision: 29457
|
13 years ago |
|
Gabor Juhos
|
9990523a0f
|
ar71xx: set GE0 phy_mask for AR933x
SVN-Revision: 29274
|
13 years ago |
|
Gabor Juhos
|
defc79cb40
|
ar71xx: force hardwired interface parameters in ar71xx_add_device_eth
SVN-Revision: 29102
|
13 years ago |
|
Gabor Juhos
|
6f4bc1ce37
|
ar71xx: use if-else instead of conditional operators in ar71xx_add_device_eth
SVN-Revision: 29101
|
13 years ago |
|
Gabor Juhos
|
368bbc510b
|
ar71xx: enable has_gbit flag on AR724{0,1}
SVN-Revision: 29026
|
13 years ago |
|
Gabor Juhos
|
d0db89133c
|
ar71xx: remove mii_ctrl resources of the ethernet devices
SVN-Revision: 29016
|
13 years ago |
|
Gabor Juhos
|
538a9493b9
|
ar71xx: set MII interface speed from the set_speed callbacks
SVN-Revision: 29013
|
13 years ago |
|
Gabor Juhos
|
93cd46be13
|
ar71xx: rename set_pll callback to set_speed in ag71xx_platform_data
Also rename the corresponding callback functions.
SVN-Revision: 29012
|
13 years ago |
|
Gabor Juhos
|
da64ce8603
|
ar71xx: configure MII interface type from ar71xx_setup_phy_if_mode
SVN-Revision: 29010
|
13 years ago |
|
Gabor Juhos
|
368c6605a0
|
ar71xx: implement SoC specific phy interface setup
SVN-Revision: 28988
|
13 years ago |
|
Gabor Juhos
|
21d317b9cc
|
ar71xx: move phy interface setup into a separate function
SVN-Revision: 28987
|
13 years ago |
|
Gabor Juhos
|
b144249108
|
ar71xx: add AR934X specific MDIO registration code
SVN-Revision: 28985
|
13 years ago |
|
Gabor Juhos
|
f835106c8c
|
ar71xx: add a secondary mdio bus
SVN-Revision: 28984
|
13 years ago |
|
Gabor Juhos
|
90a42da270
|
ar71xx: rename ar71xx_mdio_* structures to ar71xx_mdio0_*
SVN-Revision: 28983
|
13 years ago |
|
Gabor Juhos
|
9daa2149fd
|
ar71xx: add an id argument to ar71xx_add_device_mdio
SVN-Revision: 28982
|
13 years ago |
|
Gabor Juhos
|
b1ba5e2f3d
|
ar71xx: allow to register ethernet interfaces for AR934X
SVN-Revision: 28978
|
13 years ago |
|
Felix Fietkau
|
cd2c68501c
|
ar71xx: fix ethernet PLL setting on ar7242
SVN-Revision: 28124
|
13 years ago |
|
Felix Fietkau
|
12c84f8eeb
|
ar71xx: add some code to detect DMA stuck conditions on ar7240
SVN-Revision: 27975
|
13 years ago |
|
Felix Fietkau
|
fefc79f3cb
|
ar71xx: reset the phy in the ethernet init on ar724x
SVN-Revision: 27703
|
13 years ago |
|
Gabor Juhos
|
066e04d497
|
ar71xx: fix uart clock frequency for AR933X
SVN-Revision: 27221
|
14 years ago |
|
Gabor Juhos
|
8beff081eb
|
ar71xx: register UART for the AR933X SoCs
SVN-Revision: 27066
|
14 years ago |
|
Gabor Juhos
|
e8a0aaf9a2
|
ar71xx: add ethernet initialization for the AR933X SoCs
SVN-Revision: 27063
|
14 years ago |
|
Gabor Juhos
|
e6fde61bec
|
ar71xx: don't register 8250 UART on the AR933x SoCs
SVN-Revision: 27058
|
14 years ago |
|
Felix Fietkau
|
36aecb08b8
|
ar71xx: fix MDIO access on ar7242 (based on a patch by Jess Zhu)
SVN-Revision: 26777
|
14 years ago |
|
Gabor Juhos
|
a8bf5e3cdb
|
ar71xx: rename ar934x_ref_freq to ar71xx_ref_freq
Also initialize that for each SoC and print its value along with the
other frequencies.
SVN-Revision: 26561
|
14 years ago |
|
Gabor Juhos
|
ccd3ebd309
|
ar71xx: add AR934x specific UART clock initialization
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>
SVN-Revision: 26511
|
14 years ago |
|
Gabor Juhos
|
cda8655910
|
ar71xx: use the MDIO interface of the 2nd MAC on the ar7241
SVN-Revision: 23132
|
14 years ago |
|
Gabor Juhos
|
7bc5a672c1
|
ar71xx: change mac address initialization
SVN-Revision: 22700
|
14 years ago |
|
Felix Fietkau
|
bced5d7d74
|
ar71xx: set default values for the fifo cfg registers on AR724x
SVN-Revision: 22303
|
14 years ago |
