|
|
@ -31,6 +31,7 @@ |
|
|
|
|
|
|
|
|
|
|
|
#define HEADER_VERSION_V1 0x01000000 |
|
|
|
#define HEADER_VERSION_V1 0x01000000 |
|
|
|
#define HWID_TL_MR10U_V1 0x00100101 |
|
|
|
#define HWID_TL_MR10U_V1 0x00100101 |
|
|
|
|
|
|
|
#define HWID_TL_MR13U_V1 0x00130101 |
|
|
|
#define HWID_TL_MR3020_V1 0x30200001 |
|
|
|
#define HWID_TL_MR3020_V1 0x30200001 |
|
|
|
#define HWID_TL_MR3220_V1 0x32200001 |
|
|
|
#define HWID_TL_MR3220_V1 0x32200001 |
|
|
|
#define HWID_TL_MR3220_V2 0x32200002 |
|
|
|
#define HWID_TL_MR3220_V2 0x32200002 |
|
|
@ -198,6 +199,11 @@ static struct board_info boards[] = { |
|
|
|
.hw_id = HWID_TL_MR10U_V1, |
|
|
|
.hw_id = HWID_TL_MR10U_V1, |
|
|
|
.hw_rev = 1, |
|
|
|
.hw_rev = 1, |
|
|
|
.layout_id = "4Mlzma", |
|
|
|
.layout_id = "4Mlzma", |
|
|
|
|
|
|
|
}, { |
|
|
|
|
|
|
|
.id = "TL-MR13Uv1", |
|
|
|
|
|
|
|
.hw_id = HWID_TL_MR13U_V1, |
|
|
|
|
|
|
|
.hw_rev = 1, |
|
|
|
|
|
|
|
.layout_id = "4Mlzma", |
|
|
|
}, { |
|
|
|
}, { |
|
|
|
.id = "TL-MR3020v1", |
|
|
|
.id = "TL-MR3020v1", |
|
|
|
.hw_id = HWID_TL_MR3020_V1, |
|
|
|
.hw_id = HWID_TL_MR3020_V1, |
|
|
|