|
|
@ -121,15 +121,51 @@ |
|
|
|
}; |
|
|
|
}; |
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pinctrl { |
|
|
|
|
|
|
|
compatible = "ralink,rt2880-pinmux"; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pinctrl-names = "default"; |
|
|
|
|
|
|
|
pinctrl-0 = <&state_default>; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
state_default: pinctrl0 { |
|
|
|
|
|
|
|
sdram { |
|
|
|
|
|
|
|
ralink,group = "sdram"; |
|
|
|
|
|
|
|
ralink,function = "sdram"; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
spi_pins: spi { |
|
|
|
|
|
|
|
spi { |
|
|
|
|
|
|
|
ralink,group = "spi"; |
|
|
|
|
|
|
|
ralink,function = "spi"; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
uartlite_pins: uartlite { |
|
|
|
|
|
|
|
uart { |
|
|
|
|
|
|
|
ralink,group = "uartlite"; |
|
|
|
|
|
|
|
ralink,function = "uartlite"; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
ethernet@400000 { |
|
|
|
ethernet@400000 { |
|
|
|
compatible = "ralink,rt2880-eth"; |
|
|
|
compatible = "ralink,rt2880-eth"; |
|
|
|
reg = <0x00400000 10000>; |
|
|
|
reg = <0x00400000 10000>; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#address-cells = <1>; |
|
|
|
|
|
|
|
#size-cells = <0>; |
|
|
|
|
|
|
|
|
|
|
|
interrupt-parent = <&cpuintc>; |
|
|
|
interrupt-parent = <&cpuintc>; |
|
|
|
interrupts = <5>; |
|
|
|
interrupts = <5>; |
|
|
|
|
|
|
|
|
|
|
|
status = "disabled"; |
|
|
|
status = "disabled"; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
port@0 { |
|
|
|
|
|
|
|
compatible = "ralink,rt2880-port", "ralink,eth-port"; |
|
|
|
|
|
|
|
reg = <0>; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
mdio-bus { |
|
|
|
mdio-bus { |
|
|
|
#address-cells = <1>; |
|
|
|
#address-cells = <1>; |
|
|
|
#size-cells = <0>; |
|
|
|
#size-cells = <0>; |
|
|
@ -146,8 +182,6 @@ |
|
|
|
interrupts = <6>; |
|
|
|
interrupts = <6>; |
|
|
|
|
|
|
|
|
|
|
|
ralink,eeprom = "soc_wmac.eeprom"; |
|
|
|
ralink,eeprom = "soc_wmac.eeprom"; |
|
|
|
|
|
|
|
|
|
|
|
status = "disabled"; |
|
|
|
|
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
}; |
|
|
|
}; |
|
|
|