Signed-off-by: Gabor Juhos <juhosg@openwrt.org> SVN-Revision: 38955master
parent
fd892350c2
commit
bc2d7b8193
@ -0,0 +1,224 @@ |
||||
/*
|
||||
* TP-LINK TL-WR1043ND v2 board support |
||||
* |
||||
* Copyright (c) 2013 Gabor Juhos <juhosg@openwrt.org> |
||||
* |
||||
* Based on the Qualcomm Atheros AP135/AP136 reference board support code |
||||
* Copyright (c) 2012 Qualcomm Atheros |
||||
* |
||||
* Permission to use, copy, modify, and/or distribute this software for any |
||||
* purpose with or without fee is hereby granted, provided that the above |
||||
* copyright notice and this permission notice appear in all copies. |
||||
* |
||||
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES |
||||
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF |
||||
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR |
||||
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES |
||||
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN |
||||
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF |
||||
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
||||
* |
||||
*/ |
||||
|
||||
#include <linux/phy.h> |
||||
#include <linux/gpio.h> |
||||
#include <linux/platform_device.h> |
||||
#include <linux/ar8216_platform.h> |
||||
|
||||
#include <asm/mach-ath79/ar71xx_regs.h> |
||||
|
||||
#include "common.h" |
||||
#include "dev-eth.h" |
||||
#include "dev-gpio-buttons.h" |
||||
#include "dev-leds-gpio.h" |
||||
#include "dev-m25p80.h" |
||||
#include "dev-spi.h" |
||||
#include "dev-usb.h" |
||||
#include "dev-wmac.h" |
||||
#include "machtypes.h" |
||||
|
||||
#define TL_WR1043_V2_GPIO_LED_WLAN 12 |
||||
#define TL_WR1043_V2_GPIO_LED_USB 15 |
||||
#define TL_WR1043_V2_GPIO_LED_WPS 18 |
||||
#define TL_WR1043_V2_GPIO_LED_SYSTEM 19 |
||||
|
||||
#define TL_WR1043_V2_GPIO_BTN_RESET 16 |
||||
#define TL_WR1043_V2_GPIO_BTN_WLAN 17 |
||||
|
||||
#define TL_WR1043_V2_GPIO_USB_POWER 21 |
||||
|
||||
#define TL_WR1043_V2_KEYS_POLL_INTERVAL 20 /* msecs */ |
||||
#define TL_WR1043_V2_KEYS_DEBOUNCE_INTERVAL (3 * TL_WR1043_V2_KEYS_POLL_INTERVAL) |
||||
|
||||
#define TL_WR1043_V2_WMAC_CALDATA_OFFSET 0x1000 |
||||
|
||||
static const char *wr1043nd_v2_part_probes[] = { |
||||
"tp-link", |
||||
NULL, |
||||
}; |
||||
|
||||
static struct flash_platform_data wr1043nd_v2_flash_data = { |
||||
.part_probes = wr1043nd_v2_part_probes, |
||||
}; |
||||
|
||||
static struct gpio_led tl_wr1043_v2_leds_gpio[] __initdata = { |
||||
{ |
||||
.name = "tp-link:green:wps", |
||||
.gpio = TL_WR1043_V2_GPIO_LED_WPS, |
||||
.active_low = 1, |
||||
}, |
||||
{ |
||||
.name = "tp-link:green:system", |
||||
.gpio = TL_WR1043_V2_GPIO_LED_SYSTEM, |
||||
.active_low = 1, |
||||
}, |
||||
{ |
||||
.name = "tp-link:green:wlan", |
||||
.gpio = TL_WR1043_V2_GPIO_LED_WLAN, |
||||
.active_low = 1, |
||||
}, |
||||
{ |
||||
.name = "tp-link:green:usb", |
||||
.gpio = TL_WR1043_V2_GPIO_LED_USB, |
||||
.active_low = 1, |
||||
}, |
||||
}; |
||||
|
||||
static struct gpio_keys_button tl_wr1043_v2_gpio_keys[] __initdata = { |
||||
{ |
||||
.desc = "Reset button", |
||||
.type = EV_KEY, |
||||
.code = KEY_RESTART, |
||||
.debounce_interval = TL_WR1043_V2_KEYS_DEBOUNCE_INTERVAL, |
||||
.gpio = TL_WR1043_V2_GPIO_BTN_RESET, |
||||
.active_low = 1, |
||||
}, |
||||
{ |
||||
.desc = "WLAN button", |
||||
.type = EV_KEY, |
||||
.code = KEY_WLAN, |
||||
.debounce_interval = TL_WR1043_V2_KEYS_DEBOUNCE_INTERVAL, |
||||
.gpio = TL_WR1043_V2_GPIO_BTN_WLAN, |
||||
.active_low = 1, |
||||
}, |
||||
}; |
||||
|
||||
/* GMAC0 of the AR8327 switch is connected to the QCA9558 SoC via SGMII */ |
||||
static struct ar8327_pad_cfg wr1043nd_v2_ar8327_pad0_cfg = { |
||||
.mode = AR8327_PAD_MAC_SGMII, |
||||
.sgmii_delay_en = true, |
||||
}; |
||||
|
||||
/* GMAC6 of the AR8327 switch is connected to the QCA9558 SoC via RGMII */ |
||||
static struct ar8327_pad_cfg wr1043nd_v2_ar8327_pad6_cfg = { |
||||
.mode = AR8327_PAD_MAC_RGMII, |
||||
.txclk_delay_en = true, |
||||
.rxclk_delay_en = true, |
||||
.txclk_delay_sel = AR8327_CLK_DELAY_SEL1, |
||||
.rxclk_delay_sel = AR8327_CLK_DELAY_SEL2, |
||||
}; |
||||
|
||||
static struct ar8327_led_cfg wr1043nd_v2_ar8327_led_cfg = { |
||||
.led_ctrl0 = 0xcc35cc35, |
||||
.led_ctrl1 = 0xca35ca35, |
||||
.led_ctrl2 = 0xc935c935, |
||||
.led_ctrl3 = 0x03ffff00, |
||||
.open_drain = true, |
||||
}; |
||||
|
||||
static struct ar8327_platform_data wr1043nd_v2_ar8327_data = { |
||||
.pad0_cfg = &wr1043nd_v2_ar8327_pad0_cfg, |
||||
.pad6_cfg = &wr1043nd_v2_ar8327_pad6_cfg, |
||||
.port0_cfg = { |
||||
.force_link = 1, |
||||
.speed = AR8327_PORT_SPEED_1000, |
||||
.duplex = 1, |
||||
.txpause = 1, |
||||
.rxpause = 1, |
||||
}, |
||||
.port6_cfg = { |
||||
.force_link = 1, |
||||
.speed = AR8327_PORT_SPEED_1000, |
||||
.duplex = 1, |
||||
.txpause = 1, |
||||
.rxpause = 1, |
||||
}, |
||||
.led_cfg = &wr1043nd_v2_ar8327_led_cfg, |
||||
}; |
||||
|
||||
static struct mdio_board_info wr1043nd_v2_mdio0_info[] = { |
||||
{ |
||||
.bus_id = "ag71xx-mdio.0", |
||||
.phy_addr = 0, |
||||
.platform_data = &wr1043nd_v2_ar8327_data, |
||||
}, |
||||
}; |
||||
|
||||
static void __init wr1043nd_v2_gmac_setup(void) |
||||
{ |
||||
void __iomem *base; |
||||
u32 t; |
||||
|
||||
base = ioremap(QCA955X_GMAC_BASE, QCA955X_GMAC_SIZE); |
||||
|
||||
t = __raw_readl(base + QCA955X_GMAC_REG_ETH_CFG); |
||||
|
||||
t &= ~(QCA955X_ETH_CFG_RGMII_EN | QCA955X_ETH_CFG_GE0_SGMII); |
||||
t |= QCA955X_ETH_CFG_RGMII_EN; |
||||
|
||||
__raw_writel(t, base + QCA955X_GMAC_REG_ETH_CFG); |
||||
|
||||
iounmap(base); |
||||
} |
||||
|
||||
static void __init tl_wr1043nd_v2_setup(void) |
||||
{ |
||||
u8 *mac = (u8 *) KSEG1ADDR(0x1f01fc00); |
||||
u8 *art = (u8 *) KSEG1ADDR(0x1fff0000); |
||||
u8 tmpmac[ETH_ALEN]; |
||||
|
||||
ath79_register_m25p80(&wr1043nd_v2_flash_data); |
||||
|
||||
ath79_register_leds_gpio(-1, ARRAY_SIZE(tl_wr1043_v2_leds_gpio), |
||||
tl_wr1043_v2_leds_gpio); |
||||
ath79_register_gpio_keys_polled(-1, TL_WR1043_V2_KEYS_POLL_INTERVAL, |
||||
ARRAY_SIZE(tl_wr1043_v2_gpio_keys), |
||||
tl_wr1043_v2_gpio_keys); |
||||
|
||||
ath79_init_mac(tmpmac, mac, -1); |
||||
ath79_register_wmac(art + TL_WR1043_V2_WMAC_CALDATA_OFFSET, tmpmac); |
||||
|
||||
mdiobus_register_board_info(wr1043nd_v2_mdio0_info, |
||||
ARRAY_SIZE(wr1043nd_v2_mdio0_info)); |
||||
ath79_register_mdio(0, 0x0); |
||||
|
||||
wr1043nd_v2_gmac_setup(); |
||||
|
||||
/* GMAC0 is connected to the RMGII interface */ |
||||
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII; |
||||
ath79_eth0_data.phy_mask = BIT(0); |
||||
ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev; |
||||
ath79_eth0_pll_data.pll_1000 = 0x56000000; |
||||
|
||||
ath79_init_mac(ath79_eth0_data.mac_addr, mac, 1); |
||||
ath79_register_eth(0); |
||||
|
||||
/* GMAC1 is connected to the SGMII interface */ |
||||
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII; |
||||
ath79_eth1_data.speed = SPEED_1000; |
||||
ath79_eth1_data.duplex = DUPLEX_FULL; |
||||
ath79_eth1_pll_data.pll_1000 = 0x03000101; |
||||
|
||||
ath79_init_mac(ath79_eth1_data.mac_addr, mac, 0); |
||||
ath79_register_eth(1); |
||||
|
||||
ath79_register_usb(); |
||||
|
||||
gpio_request_one(TL_WR1043_V2_GPIO_USB_POWER, |
||||
GPIOF_OUT_INIT_HIGH | GPIOF_EXPORT_DIR_FIXED, |
||||
"USB power"); |
||||
} |
||||
|
||||
MIPS_MACHINE(ATH79_MACH_TL_WR1043ND_V2, "TL-WR1043ND-v2", |
||||
"TP-LINK TL-WR1043ND v2", tl_wr1043nd_v2_setup); |
||||
|
@ -0,0 +1,39 @@ |
||||
--- a/arch/mips/ath79/machtypes.h
|
||||
+++ b/arch/mips/ath79/machtypes.h
|
||||
@@ -106,6 +106,7 @@ enum ath79_mach_type {
|
||||
ATH79_MACH_TL_WDR4300, /* TP-LINK TL-WDR4300 */
|
||||
ATH79_MACH_TL_WR1041N_V2, /* TP-LINK TL-WR1041N v2 */
|
||||
ATH79_MACH_TL_WR1043ND, /* TP-LINK TL-WR1043ND */
|
||||
+ ATH79_MACH_TL_WR1043ND_V2, /* TP-LINK TL-WR1043ND v2 */
|
||||
ATH79_MACH_TL_WR2543N, /* TP-LINK TL-WR2543N/ND */
|
||||
ATH79_MACH_TL_WR703N, /* TP-LINK TL-WR703N */
|
||||
ATH79_MACH_TL_WR710N, /* TP-LINK TL-WR710N */
|
||||
--- a/arch/mips/ath79/Kconfig
|
||||
+++ b/arch/mips/ath79/Kconfig
|
||||
@@ -726,6 +726,16 @@ config ATH79_MACH_TL_WR1043ND
|
||||
select ATH79_DEV_USB
|
||||
select ATH79_DEV_WMAC
|
||||
|
||||
+config ATH79_MACH_TL_WR1043ND_V2
|
||||
+ bool "TP-LINK TL-WR1043ND v2 support"
|
||||
+ select SOC_QCA955X
|
||||
+ select ATH79_DEV_ETH
|
||||
+ select ATH79_DEV_GPIO_BUTTONS
|
||||
+ select ATH79_DEV_LEDS_GPIO
|
||||
+ select ATH79_DEV_SPI
|
||||
+ select ATH79_DEV_USB
|
||||
+ select ATH79_DEV_WMAC
|
||||
+
|
||||
config ATH79_MACH_TL_WR2543N
|
||||
bool "TP-LINK TL-WR2543N/ND support"
|
||||
select SOC_AR724X
|
||||
--- a/arch/mips/ath79/Makefile
|
||||
+++ b/arch/mips/ath79/Makefile
|
||||
@@ -100,6 +100,7 @@ obj-$(CONFIG_ATH79_MACH_TL_WR841N_V8) +=
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR941ND) += mach-tl-wr941nd.o
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR1041N_V2) += mach-tl-wr1041n-v2.o
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR1043ND) += mach-tl-wr1043nd.o
|
||||
+obj-$(CONFIG_ATH79_MACH_TL_WR1043ND_V2) += mach-tl-wr1043nd-v2.o
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR2543N) += mach-tl-wr2543n.o
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR703N) += mach-tl-wr703n.o
|
||||
obj-$(CONFIG_ATH79_MACH_TL_WR720N_V3) += mach-tl-wr720n-v3.o
|
Loading…
Reference in new issue