parent
4ae75984ec
commit
445230cf78
@ -0,0 +1,76 @@ |
|||||||
|
/*
|
||||||
|
* $Id$ |
||||||
|
* |
||||||
|
* ADM5120 minimal CLK API implementation |
||||||
|
* |
||||||
|
* Copyright (C) 2007 OpenWrt.org |
||||||
|
* Copyright (C) 2007 Gabor Juhos <juhosg@freemail.hu> |
||||||
|
* |
||||||
|
* This file was based on the CLK API implementation in: |
||||||
|
* arch/mips/tx4938/toshiba_rbtx4938/setup.c |
||||||
|
* Copyright (C) 2000-2001 Toshiba Corporation |
||||||
|
* 2003-2005 (c) MontaVista Software, Inc. |
||||||
|
* |
||||||
|
* This program is free software; you can redistribute it and/or |
||||||
|
* modify it under the terms of the GNU General Public License |
||||||
|
* as published by the Free Software Foundation; either version 2 |
||||||
|
* of the License, or (at your option) any later version. |
||||||
|
* |
||||||
|
* This program is distributed in the hope that it will be useful, |
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||||
|
* GNU General Public License for more details. |
||||||
|
* |
||||||
|
* You should have received a copy of the GNU General Public License |
||||||
|
* along with this program; if not, write to the |
||||||
|
* Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, |
||||||
|
* Boston, MA 02110-1301, USA. |
||||||
|
* |
||||||
|
*/ |
||||||
|
|
||||||
|
#include <linux/kernel.h> |
||||||
|
#include <linux/string.h> |
||||||
|
#include <linux/module.h> |
||||||
|
#include <linux/err.h> |
||||||
|
#include <linux/clk.h> |
||||||
|
|
||||||
|
#include <asm/mach-adm5120/adm5120_defs.h> |
||||||
|
|
||||||
|
struct clk { |
||||||
|
unsigned long rate; |
||||||
|
}; |
||||||
|
|
||||||
|
static struct clk uart_clk = { |
||||||
|
.rate = ADM5120_UART_CLOCK |
||||||
|
}; |
||||||
|
|
||||||
|
struct clk *clk_get(struct device *dev, const char *id) |
||||||
|
{ |
||||||
|
if (!strcmp(id, "UARTCLK")) |
||||||
|
return &uart_clk; |
||||||
|
|
||||||
|
return ERR_PTR(-ENOENT); |
||||||
|
} |
||||||
|
EXPORT_SYMBOL(clk_get); |
||||||
|
|
||||||
|
int clk_enable(struct clk *clk) |
||||||
|
{ |
||||||
|
return 0; |
||||||
|
} |
||||||
|
EXPORT_SYMBOL(clk_enable); |
||||||
|
|
||||||
|
void clk_disable(struct clk *clk) |
||||||
|
{ |
||||||
|
} |
||||||
|
EXPORT_SYMBOL(clk_disable); |
||||||
|
|
||||||
|
unsigned long clk_get_rate(struct clk *clk) |
||||||
|
{ |
||||||
|
return clk->rate; |
||||||
|
} |
||||||
|
EXPORT_SYMBOL(clk_get_rate); |
||||||
|
|
||||||
|
void clk_put(struct clk *clk) |
||||||
|
{ |
||||||
|
} |
||||||
|
EXPORT_SYMBOL(clk_put); |
@ -0,0 +1,56 @@ |
|||||||
|
/*
|
||||||
|
* This program is free software; you can redistribute it and/or modify |
||||||
|
* it under the terms of the GNU General Public License as published by |
||||||
|
* the Free Software Foundation; either version 2 of the License, or |
||||||
|
* (at your option) any later version. |
||||||
|
* |
||||||
|
* This program is distributed in the hope that it will be useful, |
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||||
|
* GNU General Public License for more details. |
||||||
|
* |
||||||
|
* You should have received a copy of the GNU General Public License |
||||||
|
* along with this program; if not, write to the Free Software |
||||||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA |
||||||
|
*/ |
||||||
|
/* DO NOT EDIT!! - this file automatically generated
|
||||||
|
* from .s file by awk -f s2h.awk |
||||||
|
*/ |
||||||
|
/* Size definitions
|
||||||
|
* Copyright (C) ARM Limited 1998. All rights reserved. |
||||||
|
*/ |
||||||
|
|
||||||
|
#ifndef __sizes_h |
||||||
|
#define __sizes_h 1 |
||||||
|
|
||||||
|
/* handy sizes */ |
||||||
|
#define SZ_16 0x00000010 |
||||||
|
#define SZ_256 0x00000100 |
||||||
|
#define SZ_512 0x00000200 |
||||||
|
|
||||||
|
#define SZ_1K 0x00000400 |
||||||
|
#define SZ_4K 0x00001000 |
||||||
|
#define SZ_8K 0x00002000 |
||||||
|
#define SZ_16K 0x00004000 |
||||||
|
#define SZ_64K 0x00010000 |
||||||
|
#define SZ_128K 0x00020000 |
||||||
|
#define SZ_256K 0x00040000 |
||||||
|
#define SZ_512K 0x00080000 |
||||||
|
|
||||||
|
#define SZ_1M 0x00100000 |
||||||
|
#define SZ_2M 0x00200000 |
||||||
|
#define SZ_4M 0x00400000 |
||||||
|
#define SZ_8M 0x00800000 |
||||||
|
#define SZ_16M 0x01000000 |
||||||
|
#define SZ_32M 0x02000000 |
||||||
|
#define SZ_64M 0x04000000 |
||||||
|
#define SZ_128M 0x08000000 |
||||||
|
#define SZ_256M 0x10000000 |
||||||
|
#define SZ_512M 0x20000000 |
||||||
|
|
||||||
|
#define SZ_1G 0x40000000 |
||||||
|
#define SZ_2G 0x80000000 |
||||||
|
|
||||||
|
#endif |
||||||
|
|
||||||
|
/* END */ |
@ -0,0 +1,297 @@ |
|||||||
|
Index: linux/drivers/serial/amba-pl010.c
|
||||||
|
===================================================================
|
||||||
|
--- linux.orig/drivers/serial/amba-pl010.c
|
||||||
|
+++ linux/drivers/serial/amba-pl010.c
|
||||||
|
@@ -52,11 +52,10 @@
|
||||||
|
|
||||||
|
#include <asm/io.h>
|
||||||
|
|
||||||
|
-#define UART_NR 8
|
||||||
|
-
|
||||||
|
#define SERIAL_AMBA_MAJOR 204
|
||||||
|
#define SERIAL_AMBA_MINOR 16
|
||||||
|
-#define SERIAL_AMBA_NR UART_NR
|
||||||
|
+#define SERIAL_AMBA_NR CONFIG_SERIAL_AMBA_PL010_NUMPORTS
|
||||||
|
+#define SERIAL_AMBA_NAME CONFIG_SERIAL_AMBA_PL010_PORTNAME
|
||||||
|
|
||||||
|
#define AMBA_ISR_PASS_LIMIT 256
|
||||||
|
|
||||||
|
@@ -82,7 +81,7 @@ static void pl010_stop_tx(struct uart_po
|
||||||
|
struct uart_amba_port *uap = (struct uart_amba_port *)port;
|
||||||
|
unsigned int cr;
|
||||||
|
|
||||||
|
- cr = readb(uap->port.membase + UART010_CR);
|
||||||
|
+ cr = readl(uap->port.membase + UART010_CR);
|
||||||
|
cr &= ~UART010_CR_TIE;
|
||||||
|
writel(cr, uap->port.membase + UART010_CR);
|
||||||
|
}
|
||||||
|
@@ -92,7 +91,7 @@ static void pl010_start_tx(struct uart_p
|
||||||
|
struct uart_amba_port *uap = (struct uart_amba_port *)port;
|
||||||
|
unsigned int cr;
|
||||||
|
|
||||||
|
- cr = readb(uap->port.membase + UART010_CR);
|
||||||
|
+ cr = readl(uap->port.membase + UART010_CR);
|
||||||
|
cr |= UART010_CR_TIE;
|
||||||
|
writel(cr, uap->port.membase + UART010_CR);
|
||||||
|
}
|
||||||
|
@@ -102,7 +101,7 @@ static void pl010_stop_rx(struct uart_po
|
||||||
|
struct uart_amba_port *uap = (struct uart_amba_port *)port;
|
||||||
|
unsigned int cr;
|
||||||
|
|
||||||
|
- cr = readb(uap->port.membase + UART010_CR);
|
||||||
|
+ cr = readl(uap->port.membase + UART010_CR);
|
||||||
|
cr &= ~(UART010_CR_RIE | UART010_CR_RTIE);
|
||||||
|
writel(cr, uap->port.membase + UART010_CR);
|
||||||
|
}
|
||||||
|
@@ -112,7 +111,7 @@ static void pl010_enable_ms(struct uart_
|
||||||
|
struct uart_amba_port *uap = (struct uart_amba_port *)port;
|
||||||
|
unsigned int cr;
|
||||||
|
|
||||||
|
- cr = readb(uap->port.membase + UART010_CR);
|
||||||
|
+ cr = readl(uap->port.membase + UART010_CR);
|
||||||
|
cr |= UART010_CR_MSIE;
|
||||||
|
writel(cr, uap->port.membase + UART010_CR);
|
||||||
|
}
|
||||||
|
@@ -122,9 +121,9 @@ static void pl010_rx_chars(struct uart_a
|
||||||
|
struct tty_struct *tty = uap->port.info->tty;
|
||||||
|
unsigned int status, ch, flag, rsr, max_count = 256;
|
||||||
|
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
while (UART_RX_DATA(status) && max_count--) {
|
||||||
|
- ch = readb(uap->port.membase + UART01x_DR);
|
||||||
|
+ ch = readl(uap->port.membase + UART01x_DR);
|
||||||
|
flag = TTY_NORMAL;
|
||||||
|
|
||||||
|
uap->port.icount.rx++;
|
||||||
|
@@ -133,7 +132,7 @@ static void pl010_rx_chars(struct uart_a
|
||||||
|
* Note that the error handling code is
|
||||||
|
* out of the main execution path
|
||||||
|
*/
|
||||||
|
- rsr = readb(uap->port.membase + UART01x_RSR) | UART_DUMMY_RSR_RX;
|
||||||
|
+ rsr = readl(uap->port.membase + UART01x_RSR) | UART_DUMMY_RSR_RX;
|
||||||
|
if (unlikely(rsr & UART01x_RSR_ANY)) {
|
||||||
|
writel(0, uap->port.membase + UART01x_ECR);
|
||||||
|
|
||||||
|
@@ -165,7 +164,7 @@ static void pl010_rx_chars(struct uart_a
|
||||||
|
uart_insert_char(&uap->port, rsr, UART01x_RSR_OE, ch, flag);
|
||||||
|
|
||||||
|
ignore_char:
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
}
|
||||||
|
spin_unlock(&uap->port.lock);
|
||||||
|
tty_flip_buffer_push(tty);
|
||||||
|
@@ -210,7 +209,7 @@ static void pl010_modem_status(struct ua
|
||||||
|
|
||||||
|
writel(0, uap->port.membase + UART010_ICR);
|
||||||
|
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
|
||||||
|
|
||||||
|
delta = status ^ uap->old_status;
|
||||||
|
uap->old_status = status;
|
||||||
|
@@ -238,7 +237,7 @@ static irqreturn_t pl010_int(int irq, vo
|
||||||
|
|
||||||
|
spin_lock(&uap->port.lock);
|
||||||
|
|
||||||
|
- status = readb(uap->port.membase + UART010_IIR);
|
||||||
|
+ status = readl(uap->port.membase + UART010_IIR);
|
||||||
|
if (status) {
|
||||||
|
do {
|
||||||
|
if (status & (UART010_IIR_RTIS | UART010_IIR_RIS))
|
||||||
|
@@ -251,7 +250,7 @@ static irqreturn_t pl010_int(int irq, vo
|
||||||
|
if (pass_counter-- == 0)
|
||||||
|
break;
|
||||||
|
|
||||||
|
- status = readb(uap->port.membase + UART010_IIR);
|
||||||
|
+ status = readl(uap->port.membase + UART010_IIR);
|
||||||
|
} while (status & (UART010_IIR_RTIS | UART010_IIR_RIS |
|
||||||
|
UART010_IIR_TIS));
|
||||||
|
handled = 1;
|
||||||
|
@@ -265,7 +264,7 @@ static irqreturn_t pl010_int(int irq, vo
|
||||||
|
static unsigned int pl010_tx_empty(struct uart_port *port)
|
||||||
|
{
|
||||||
|
struct uart_amba_port *uap = (struct uart_amba_port *)port;
|
||||||
|
- unsigned int status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ unsigned int status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
return status & UART01x_FR_BUSY ? 0 : TIOCSER_TEMT;
|
||||||
|
}
|
||||||
|
|
||||||
|
@@ -275,7 +274,7 @@ static unsigned int pl010_get_mctrl(stru
|
||||||
|
unsigned int result = 0;
|
||||||
|
unsigned int status;
|
||||||
|
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
if (status & UART01x_FR_DCD)
|
||||||
|
result |= TIOCM_CAR;
|
||||||
|
if (status & UART01x_FR_DSR)
|
||||||
|
@@ -301,7 +300,7 @@ static void pl010_break_ctl(struct uart_
|
||||||
|
unsigned int lcr_h;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&uap->port.lock, flags);
|
||||||
|
- lcr_h = readb(uap->port.membase + UART010_LCRH);
|
||||||
|
+ lcr_h = readl(uap->port.membase + UART010_LCRH);
|
||||||
|
if (break_state == -1)
|
||||||
|
lcr_h |= UART01x_LCRH_BRK;
|
||||||
|
else
|
||||||
|
@@ -334,7 +333,7 @@ static int pl010_startup(struct uart_por
|
||||||
|
/*
|
||||||
|
* initialise the old status of the modem signals
|
||||||
|
*/
|
||||||
|
- uap->old_status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
|
||||||
|
+ uap->old_status = readl(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Finally, enable interrupts
|
||||||
|
@@ -365,7 +364,7 @@ static void pl010_shutdown(struct uart_p
|
||||||
|
writel(0, uap->port.membase + UART010_CR);
|
||||||
|
|
||||||
|
/* disable break condition and fifos */
|
||||||
|
- writel(readb(uap->port.membase + UART010_LCRH) &
|
||||||
|
+ writel(readl(uap->port.membase + UART010_LCRH) &
|
||||||
|
~(UART01x_LCRH_BRK | UART01x_LCRH_FEN),
|
||||||
|
uap->port.membase + UART010_LCRH);
|
||||||
|
|
||||||
|
@@ -387,7 +386,7 @@ pl010_set_termios(struct uart_port *port
|
||||||
|
/*
|
||||||
|
* Ask the core to calculate the divisor for us.
|
||||||
|
*/
|
||||||
|
- baud = uart_get_baud_rate(port, termios, old, 0, uap->port.uartclk/16);
|
||||||
|
+ baud = uart_get_baud_rate(port, termios, old, 0, uap->port.uartclk/16);
|
||||||
|
quot = uart_get_divisor(port, baud);
|
||||||
|
|
||||||
|
switch (termios->c_cflag & CSIZE) {
|
||||||
|
@@ -450,7 +449,7 @@ pl010_set_termios(struct uart_port *port
|
||||||
|
uap->port.ignore_status_mask |= UART_DUMMY_RSR_RX;
|
||||||
|
|
||||||
|
/* first, disable everything */
|
||||||
|
- old_cr = readb(uap->port.membase + UART010_CR) & ~UART010_CR_MSIE;
|
||||||
|
+ old_cr = readl(uap->port.membase + UART010_CR) & ~UART010_CR_MSIE;
|
||||||
|
|
||||||
|
if (UART_ENABLE_MS(port, termios->c_cflag))
|
||||||
|
old_cr |= UART010_CR_MSIE;
|
||||||
|
@@ -540,7 +539,7 @@ static struct uart_ops amba_pl010_pops =
|
||||||
|
.verify_port = pl010_verify_port,
|
||||||
|
};
|
||||||
|
|
||||||
|
-static struct uart_amba_port *amba_ports[UART_NR];
|
||||||
|
+static struct uart_amba_port *amba_ports[SERIAL_AMBA_NR];
|
||||||
|
|
||||||
|
#ifdef CONFIG_SERIAL_AMBA_PL010_CONSOLE
|
||||||
|
|
||||||
|
@@ -550,7 +549,7 @@ static void pl010_console_putchar(struct
|
||||||
|
unsigned int status;
|
||||||
|
|
||||||
|
do {
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
barrier();
|
||||||
|
} while (!UART_TX_READY(status));
|
||||||
|
writel(ch, uap->port.membase + UART01x_DR);
|
||||||
|
@@ -567,7 +566,7 @@ pl010_console_write(struct console *co,
|
||||||
|
/*
|
||||||
|
* First save the CR then disable the interrupts
|
||||||
|
*/
|
||||||
|
- old_cr = readb(uap->port.membase + UART010_CR);
|
||||||
|
+ old_cr = readl(uap->port.membase + UART010_CR);
|
||||||
|
writel(UART01x_CR_UARTEN, uap->port.membase + UART010_CR);
|
||||||
|
|
||||||
|
uart_console_write(&uap->port, s, count, pl010_console_putchar);
|
||||||
|
@@ -577,7 +576,7 @@ pl010_console_write(struct console *co,
|
||||||
|
* and restore the TCR
|
||||||
|
*/
|
||||||
|
do {
|
||||||
|
- status = readb(uap->port.membase + UART01x_FR);
|
||||||
|
+ status = readl(uap->port.membase + UART01x_FR);
|
||||||
|
barrier();
|
||||||
|
} while (status & UART01x_FR_BUSY);
|
||||||
|
writel(old_cr, uap->port.membase + UART010_CR);
|
||||||
|
@@ -589,9 +588,9 @@ static void __init
|
||||||
|
pl010_console_get_options(struct uart_amba_port *uap, int *baud,
|
||||||
|
int *parity, int *bits)
|
||||||
|
{
|
||||||
|
- if (readb(uap->port.membase + UART010_CR) & UART01x_CR_UARTEN) {
|
||||||
|
+ if (readl(uap->port.membase + UART010_CR) & UART01x_CR_UARTEN) {
|
||||||
|
unsigned int lcr_h, quot;
|
||||||
|
- lcr_h = readb(uap->port.membase + UART010_LCRH);
|
||||||
|
+ lcr_h = readl(uap->port.membase + UART010_LCRH);
|
||||||
|
|
||||||
|
*parity = 'n';
|
||||||
|
if (lcr_h & UART01x_LCRH_PEN) {
|
||||||
|
@@ -606,8 +605,8 @@ pl010_console_get_options(struct uart_am
|
||||||
|
else
|
||||||
|
*bits = 8;
|
||||||
|
|
||||||
|
- quot = readb(uap->port.membase + UART010_LCRL) |
|
||||||
|
- readb(uap->port.membase + UART010_LCRM) << 8;
|
||||||
|
+ quot = readl(uap->port.membase + UART010_LCRL) |
|
||||||
|
+ readl(uap->port.membase + UART010_LCRM) << 8;
|
||||||
|
*baud = uap->port.uartclk / (16 * (quot + 1));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
@@ -625,7 +624,7 @@ static int __init pl010_console_setup(st
|
||||||
|
* if so, search for the first available port that does have
|
||||||
|
* console support.
|
||||||
|
*/
|
||||||
|
- if (co->index >= UART_NR)
|
||||||
|
+ if (co->index >= SERIAL_AMBA_NR)
|
||||||
|
co->index = 0;
|
||||||
|
uap = amba_ports[co->index];
|
||||||
|
if (!uap)
|
||||||
|
@@ -643,7 +642,7 @@ static int __init pl010_console_setup(st
|
||||||
|
|
||||||
|
static struct uart_driver amba_reg;
|
||||||
|
static struct console amba_console = {
|
||||||
|
- .name = "ttyAM",
|
||||||
|
+ .name = SERIAL_AMBA_NAME,
|
||||||
|
.write = pl010_console_write,
|
||||||
|
.device = uart_console_device,
|
||||||
|
.setup = pl010_console_setup,
|
||||||
|
@@ -659,11 +658,11 @@ static struct console amba_console = {
|
||||||
|
|
||||||
|
static struct uart_driver amba_reg = {
|
||||||
|
.owner = THIS_MODULE,
|
||||||
|
- .driver_name = "ttyAM",
|
||||||
|
- .dev_name = "ttyAM",
|
||||||
|
+ .driver_name = SERIAL_AMBA_NAME,
|
||||||
|
+ .dev_name = SERIAL_AMBA_NAME,
|
||||||
|
.major = SERIAL_AMBA_MAJOR,
|
||||||
|
.minor = SERIAL_AMBA_MINOR,
|
||||||
|
- .nr = UART_NR,
|
||||||
|
+ .nr = SERIAL_AMBA_NR,
|
||||||
|
.cons = AMBA_CONSOLE,
|
||||||
|
};
|
||||||
|
|
||||||
|
Index: linux/drivers/serial/Kconfig
|
||||||
|
===================================================================
|
||||||
|
--- linux.orig/drivers/serial/Kconfig
|
||||||
|
+++ linux/drivers/serial/Kconfig
|
||||||
|
@@ -293,10 +293,25 @@ config SERIAL_AMBA_PL010
|
||||||
|
help
|
||||||
|
This selects the ARM(R) AMBA(R) PrimeCell PL010 UART. If you have
|
||||||
|
an Integrator/AP or Integrator/PP2 platform, or if you have a
|
||||||
|
- Cirrus Logic EP93xx CPU, say Y or M here.
|
||||||
|
+ Cirrus Logic EP93xx CPU or an Infineon ADM5120 SOC, say Y or M here.
|
||||||
|
|
||||||
|
If unsure, say N.
|
||||||
|
|
||||||
|
+config SERIAL_AMBA_PL010_NUMPORTS
|
||||||
|
+ int "Maximum number of AMBA PL010 serial ports"
|
||||||
|
+ depends on SERIAL_AMBA_PL010
|
||||||
|
+ default "8"
|
||||||
|
+ ---help---
|
||||||
|
+ Set this to the number of serial ports you want the AMBA PL010 driver
|
||||||
|
+ to support.
|
||||||
|
+
|
||||||
|
+config SERIAL_AMBA_PL010_PORTNAME
|
||||||
|
+ string "Name of the AMBA PL010 serial ports"
|
||||||
|
+ depends on SERIAL_AMBA_PL010
|
||||||
|
+ default "ttyAM"
|
||||||
|
+ ---help---
|
||||||
|
+ ::: To be written :::
|
||||||
|
+
|
||||||
|
config SERIAL_AMBA_PL010_CONSOLE
|
||||||
|
bool "Support for console on AMBA serial port"
|
||||||
|
depends on SERIAL_AMBA_PL010=y
|
@ -0,0 +1,15 @@ |
|||||||
|
Index: linux/drivers/amba/bus.c
|
||||||
|
===================================================================
|
||||||
|
--- linux.orig/drivers/amba/bus.c
|
||||||
|
+++ linux/drivers/amba/bus.c
|
||||||
|
@@ -17,6 +17,10 @@
|
||||||
|
#include <asm/io.h>
|
||||||
|
#include <asm/sizes.h>
|
||||||
|
|
||||||
|
+#ifndef NO_IRQ
|
||||||
|
+#define NO_IRQ (-1)
|
||||||
|
+#endif
|
||||||
|
+
|
||||||
|
#define to_amba_device(d) container_of(d, struct amba_device, dev)
|
||||||
|
#define to_amba_driver(d) container_of(d, struct amba_driver, drv)
|
||||||
|
|
Loading…
Reference in new issue