|
|
|
@ -71,6 +71,15 @@ void ar71xx_device_stop(u32 mask) |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
case AR71XX_SOC_AR9341: |
|
|
|
|
case AR71XX_SOC_AR9342: |
|
|
|
|
case AR71XX_SOC_AR9344: |
|
|
|
|
spin_lock_irqsave(&ar71xx_device_lock, flags); |
|
|
|
|
t = ar71xx_reset_rr(AR934X_RESET_REG_RESET_MODULE); |
|
|
|
|
ar71xx_reset_wr(AR934X_RESET_REG_RESET_MODULE, t | mask); |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
default: |
|
|
|
|
BUG(); |
|
|
|
|
} |
|
|
|
@ -113,6 +122,15 @@ void ar71xx_device_start(u32 mask) |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
case AR71XX_SOC_AR9341: |
|
|
|
|
case AR71XX_SOC_AR9342: |
|
|
|
|
case AR71XX_SOC_AR9344: |
|
|
|
|
spin_lock_irqsave(&ar71xx_device_lock, flags); |
|
|
|
|
t = ar71xx_reset_rr(AR934X_RESET_REG_RESET_MODULE); |
|
|
|
|
ar71xx_reset_wr(AR934X_RESET_REG_RESET_MODULE, t & ~mask); |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
default: |
|
|
|
|
BUG(); |
|
|
|
|
} |
|
|
|
@ -148,6 +166,14 @@ int ar71xx_device_stopped(u32 mask) |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
case AR71XX_SOC_AR9341: |
|
|
|
|
case AR71XX_SOC_AR9342: |
|
|
|
|
case AR71XX_SOC_AR9344: |
|
|
|
|
spin_lock_irqsave(&ar71xx_device_lock, flags); |
|
|
|
|
t = ar71xx_reset_rr(AR934X_RESET_REG_RESET_MODULE); |
|
|
|
|
spin_unlock_irqrestore(&ar71xx_device_lock, flags); |
|
|
|
|
break; |
|
|
|
|
|
|
|
|
|
default: |
|
|
|
|
BUG(); |
|
|
|
|
} |
|
|
|
|