|
|
|
|
From e6d9c3121f2a8b92bd6202d6a32e7d428990d7d7 Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Ryder Lee <ryder.lee@mediatek.com>
|
|
|
|
|
Date: Tue, 6 Mar 2018 17:09:29 +0800
|
|
|
|
|
Subject: [PATCH 206/224] dt-bindings: clock: mediatek: update audsys
|
|
|
|
|
documentation to adapt MFD device
|
|
|
|
|
|
|
|
|
|
The MediaTek audio hardware block that exposes functionalities that are
|
|
|
|
|
handled by separate subsystems in the kernel. These functions are all
|
|
|
|
|
mapped somewhere at 0x112xxxxx, and there are some control bits are mixed
|
|
|
|
|
up with other functions within the same registers.
|
|
|
|
|
|
|
|
|
|
This patch modifies example to illustrate child nodes.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Ryder Lee <ryder.lee@mediatek.com>
|
|
|
|
|
---
|
|
|
|
|
.../bindings/arm/mediatek/mediatek,audsys.txt | 19 ++++++++++++++-----
|
|
|
|
|
1 file changed, 14 insertions(+), 5 deletions(-)
|
|
|
|
|
|
|
|
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,audsys.txt
|
|
|
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,audsys.txt
|
|
|
|
|
@@ -13,10 +13,19 @@ The AUDSYS controller uses the common cl
|
|
|
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
|
|
|
|
|
|
+Required sub-nodes:
|
|
|
|
|
+-------
|
|
|
|
|
+For common binding part and usage, refer to
|
|
|
|
|
+../sonud/mt2701-afe-pcm.txt.
|
|
|
|
|
+
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
|
|
-audsys: audsys@11220000 {
|
|
|
|
|
- compatible = "mediatek,mt7622-audsys", "syscon";
|
|
|
|
|
- reg = <0 0x11220000 0 0x1000>;
|
|
|
|
|
- #clock-cells = <1>;
|
|
|
|
|
-};
|
|
|
|
|
+ audsys: clock-controller@11220000 {
|
|
|
|
|
+ compatible = "mediatek,mt7622-audsys", "syscon";
|
|
|
|
|
+ reg = <0 0x11220000 0 0x2000>;
|
|
|
|
|
+ #clock-cells = <1>;
|
|
|
|
|
+
|
|
|
|
|
+ afe: audio-controller {
|
|
|
|
|
+ ...
|
|
|
|
|
+ };
|
|
|
|
|
+ };
|
